[ Back ]   [ More News ]   [ Home ]
Synopsys Launches Pre-Wafer Simulation Solution to Reduce Semiconductor Process Development Time

Enables Earlier Co-Optimization of Devices, Processes, Materials and Design

MOUNTAIN VIEW, Calif., May 23, 2016 — (PRNewswire) —

Highlights:

Synopsys, Inc. (NASDAQ: SNPS) today announced a pre-wafer simulation solution to help semiconductor manufacturers reduce process node development time. The new solution provides a comprehensive process, transistor and circuit simulation flow that enables technology development and design teams to evaluate various transistor and process options using a design technology co-optimization methodology that starts in the pre-wafer research phase. The generation of SPICE models, design rules and parasitics from TCAD and lithography simulations allow the creation of early process design kits to evaluate the performance, power, area and cost of a new process node.

"To meet the performance, power, area and cost targets of the 10-nm process node and beyond, semiconductor manufacturers need to evaluate a larger number of process options, device architectures and materials, and account for design criteria in selecting the best options," said Dr. Anda Mocuta, Director of Technology Solutions and Enablement at imec. "The new simulation solution from Synopsys enables seamless links in the DTCO chain and helps speed up the down-selection of technology options," added Dr. Mocuta.

In the past, the development of new process nodes was focused on the scaling and optimization of a single device architecture, the planar MOSFET, and a single material, silicon. With the introduction of FinFET in logic and 3D-NAND in memory, the complexity of new process nodes increased significantly. This complexity will only accelerate as future process nodes will need to evaluate and select among a larger number of processes, device architectures and materials. 

Increasing Complexity of New Process Nodes

Pre-Wafer Simulation Solution Benefits

"Working closely with our customers, we have developed a pre-wafer simulation solution to help our customers deliver process nodes faster," said Dr. Howard Ko, senior VP and general manager of the Silicon Engineering Group at Synopsys. "Our unique combination of TCAD, litho and SPICE simulation enables us to deliver a complete solution to address the challenges in technology development of advanced process nodes," added Dr. Ko.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Softwareâ„¢ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contact:

Sheryl Gulizia
Synopsys, Inc. 
650-584-8635
Email Contact

 

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/synopsys-launches-pre-wafer-simulation-solution-to-reduce-semiconductor-process-development-time-300272728.html

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
Web: http://www.synopsys.com