- Constraint-driven power integrity design and analysis, featuring easy setup with automated model and source/sink assignments
- Using patented simulation techniques to analyze equalization associated with high-speed DDR memory interfaces
- Multi-gigabit serial link design and analysis featuring compliance testing for popular interfaces such as PCI Express® (PCIe®) 4.0
- DDR-4400 IBIS-AMI model development
- Streamlining the flow between IC design and package/PCB design
WHEN: DesignCon is scheduled for January 30 – February 1, 2018
WHERE: Santa Clara Convention Center, 5001 Great America Parkway, Santa Clara, Calif. Cadence is located in booth 711.
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at cadence.com.
© 2018 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
View source version on businesswire.com: http://www.businesswire.com/news/home/20180123005492/en/
Contact:
Cadence Newsroom
408-944-7039
Email Contact
