"Mixel continues to be first-to-market with advanced IP solutions for mobile applications, building on the leadership position we established with our MDDI IP," said Ashraf Takla, Mixel President and CEO. "The new D-PHY is a fully compliant MIPI IP supporting 1Gbps operation at low power and small footprint. The complete D-PHY solution provides a seamless interface to MIPI DSI or CSI controller with multiple data-channel capability," he added.
The MXL-PHY-MIPI is a point-to-point differential interface supporting a clock and multiple data lanes. The scalable data lanes support both bidirectional and unidirectional modes. The High Speed mode offers up to 1Gbps data transfer per lane while the Low Power mode offers reduced power consumption. The IP can be used in master/slave configuration and offers optional half-duplex operation.
The MXL-PHY-MIPI is offered for TSMC and Chartered 0.13um LP process technology and will later be offered for other process nodes and foundries.
About Mixel
Mixel is a leading provider of silicon-proven mixed-signal IP cores. Mixel provides its customers and partners with outstanding mixed-signal IP cores, creating in the process a differentiating technology that helps set their products apart. Mixel's mixed-signal IP portfolio includes SerDes (compatible with PCI Express, SATA, XAUI, Fibre Channel, GPON), Transceivers (LVDS, MIPI, MDDI, DDR2, PCI-X, SSTL, HSTS, CE-ATA, CardBus, Parallel ATA), PLL, DLL, ADC, DAC, Low-voltage detectors and low-voltage BGR references. For more information please go to www.mixel.com or call Mixel marketing at 408-942-9300 X 140.
Contact:
Mixel Inc.
Natalie Kesweder, 408-942-9300 ext. 105
Email Contact